

FIGURE 1





FIGURE 2

Emulation System - 200



Debugging Resource - 122

FIGURE 3




FIGURE 4A





FIGURE 4B






FIGURE 5A

FIGURE 5B





FIGURE 6A


FIGURE 6B

Emulation IC - 120

FIGURE 7



Clock Cycle 1



Clock Cycle 2




FIGURE 8A

FIGURE 8B

Clock Cycle 3




FIGURE 8C

Emulation IC - 120 → FIGURE 9A




FIGURE 9B




FIGURE 10




FIGURE 11

